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Abstract—In this paper, we address the architecture of 
multistandard simultaneous reception receivers and we aim to 
reduce the complexity of the analog front-end. To this end we 
propose an architecture using the double orthogonal translation 
technique in order to multiplex two signals received on different 
frequency bands. A study case concerning the simultaneous 
reception of 802.11g and UMTS signals is developed in this 
article. Theoretical and simulation results show that this type of 
multiplexing does not significantly influence the evolution of the 
signal to noise ratio of the signals. 
I. INTRODUCTION 
OWADAYS the market presents a real interest in the 
development of telecommunication networks based on 
radiofrequency systems. Along with the already existing 
ones, new standards (WiFi, WiMax or the 3G standards) allow 
the operators to offer new and better services in terms of 
speed, quality and availability. Consequently, in order to 
handle this important diversity of telecommunication 
techniques, there is a growing interest in developing new front-
end architectures capable of processing several standards. 
For the multistandards research domain we can distinguish 
two different categories of receivers: non-simultaneous 
receivers using switching techniques [1][2][3][4][5] and 
simultaneous receiving receivers. The state of the art of the 
multistandard simultaneous reception architectures uses the 
front-end stack-up technique - each chain being dedicated to 
the reception of only one standard. Nonetheless, this 
architecture is characterized by some inconveniences such as 
the bad complexity-performance trade-off, but also the price 
and the physical size.  
The goal of the architecture proposed in this paper, subject 
of a patent pending [6], is to answer a multistandard 
simultaneous reception need generated by the ambient or 
sensor network domain, while also not being restricted to that 
alone. In order to answer to this need we chose to study the 
simultaneous reception of an 802.11g signal and a UMTS 
signal using only one front-end. 
The structure assessed in this article implements a ovel and 
innovating multistandard simultaneous receiving archite ture 
using a single front-end. Moreover, the baseband signal has the 
same bandwidth as the one of the state of the art fron -end 
stack-up structure. This architecture uses the double 
orthogonal translation technique [8][9] in order to multiplex 
the two standards signals by completely overlapping their 
spectrums at a intermediate frequency. After the second IQ 
translation the baseband signals are digitized, and then are 
processed by a signal processing block that separately 
demultiplexes the baseband component of the two standards. A 
key point of this structure is the orthogonal mismatches of the 
translation blocks, which can be meanwhile digitally mitigated 
by a proper signal processing [10][11][12]. In addition, the 
image frequency impairment is no longer a problem as each of 
the standards occupies the image band of the other. 
This paper consists of three parts. Following this 
introduction, section II describes the double IQ principle, 
along with the implantation of this technique in a novel 
multistandard front-end architecture, based on orthogonal 
multiplexing of its two input branches. The last section details 
the implementation of such a receiver by specifying its 
functionality and by presenting some significant simulation 
results. Finally, conclusions of this study are drawn and the 
follow-up to this work is provided. 
II. MULTI-BAND RECEIVER USING A DOUBLE IQ STRUCTURE 
A. The double IQ technique  
In wireless telecommunications, the integration of IQ
baseband translation structures in the receiver chain s 
become a common procedure. The simple IQ architectur  is 
usually used in the receiver front-end design in order to reduce 
the bandwidth of baseband signals treated by the ADC. 
Meanwhile, this orthogonal frequency translation technique 
is also used to eliminate the image frequency default during 
the translation steps of heterodyne front-end archite tures [9], 
[10]. The image frequency rejection technique consists in 
using two orthogonal frequency translations of the signal. In 
order to realize this double translation, three IQ translation 
blocks are needed. After the double orthogonal translation, a 
signal processing block uses the four baseband signal  to 
eliminate the image frequency signal. This type of image 
rejection structure relies on the advantage of orthogonalizing 
the useful signal su(t) and the signal occupying its image 
frequency band sIm(t). Even though the spectrums of the two 
signals are completely overlapped after the first fequency 
translation, this orthogonalization allows the baseband 
processing to theoretically eliminate the image frequency 
component while reconstructing the useful one. 
This paper assesses the use of the double orthogonal 
translation technique to develop a multi-standard simultaneous 
reception front-end. In fact, the main idea refers to a technique 
allowing the reconstruction, in the baseband domain, of the 
signal from the image band. This technique relies on a signal 
processing parallel to that dedicated to the reconstruction of 
the useful signal. If the image band of the useful signal is 
occupied by a second useful signal, we can consider that this 
type of structure can simultaneously treat the two useful 
signals. In order to fulfill this image band condition a clever 
choice has to be made concerning the frequency of the local 
oscillator used during the first orthogonal frequency 
translation. 
In order to realize a theoretical study of this type of 
multistandard reception dedicated double IQ structure, the 
useful components s1(t) and s2(t) of the input s(t) are 
considered as RF domain signals. Therefore these signal  can 
be modeled by the following: 
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where {Ik(t)+jQk(t), k=(1;2)} are their baseband complex 
envelope. 
Each of the three IQ translation structures multiplies the 
input signals by two 90° shifted signals provided by the 
frequency synthesizers. The first IQ block frequency 
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Fig. 1 Spectral evolution of the signals in a double IQ structure 
translation multiplies the input signal s(t) with two 90° shifted 
sinusoids, generated by a local oscillator having a frequency 
fLO1=(f1+f2)/2. This choice of the oscillator frequency fulfils 
the image band condition: each of the two signals mu t occupy 
the image frequency band of the other before the first 
orthogonal frequency translation.  
By taking into account this oscillator’s frequency condition, 
the two output signals of the first IQ translation structure sI(t) 
and sQ(t) can be defined by: 
 
                      (3) 
                        
 
                       (4) 
 
 
where LP[.] stands for low-pass filter and where the 
intermediate frequency fIF = f1-fLO1=fLO1-f2. These equations 
highlight the overlapping of the useful spectrum and the image 
band spectrum after the intermediate frequency translation, as 
shown in Fig. 1. 
In the second IQ frequency translation step, each of t e two 
signals sI(t) and sQ(t) are separately multiplied by two 90° 
shifted sinusoids. As the frequency of the local oscillators is 
chosen to be fLO2=f IF, the four output signals of this second IQ 
translation block are translated in the baseband domain and are 
given by the equations: 
 
4
)(
4
)(
)]()2[cos()( 21
tItI
tstfLPts IIFII +== π , (5) 
 
4
)(
4
)(
)]()2[sin()( 21
tQtQ
tstfLPts IIFIQ −== π
, (6) 
 
4
)(
4
)(
)]()2[cos()( 21
tQtQ
tstfLPts QIFQI +== π
, (7) 
 
4
)(
4
)(
)]()2[sin()( 21
tItI
tstfLPts QIFQQ −== π
. (8) 
The four output signals contain the multiplexed baseband 
translated information of the two RF components s1(t) and 
s2(t). For a mono-standard image rejection front-end 
architecture, only the useful component su( ) is interesting and 
therefore reconstructed by a single signal processing. But both 
of the baseband translated information can be separately 
demultiplexed by two dedicated signal processing, detailed by: 
)]()([)()()(1 tstsjtststs IQQIQQIIBB −++= , (9) 
)]()([)()()(2 tstsjtststs QIIQQQIIBB ++−= . (10) 
  Each of these series of operations reconstructs one of the 
two components while eliminating the other. In fact, by 
developing (9) and (10) using (5), (6), (7) and (8), we obtain:  
{skBB(t)=I k(t)+jQk(t), k=(1;2)}, the same baseband 
characterizations as those of the RF input signals s1(t) and 
s2(t). 
Usually, for the mono-standard image rejection archite ture, 
only one of the treatment techniques is implemented in the 
analog domain so that only two signals have to be digitized 
instead of four in the case of a digital signal processing. But, if 
we wish to realize simultaneously the two dedicated signal 
processing, the four baseband signals have to be digitalized 
and then used to do the demultiplaxation step in the digital 
domain. 
B. Theoretical consideration on the implantation of multi-
band double IQ architecture 
All the studies presenting the integration of the double IQ 
technique use this method in order to cancel the image 
frequency default in a mono-standard reception front-end. 
Here we propose implement it in a novel multistandard 
simultaneous reception front-end architecture (Fig.2). The 
input stages of the front-end are parallelized, each branch 
being dedicated to the processing of only one frequency band. 
This way, the signal from the two different frequency bands 
can be separately received by a dedicated antenna, filtered and 
amplified by dedicated RF filters and LNAs respectively. 
Another key element of this structure is the power control 
realized in parallel for the two signals. As it will be shown 
below this parallel power control step allows a better rejection 
of the complementary standard during the digital 
demodulation. Once the signals are properly filtered and 
amplified, an addition step process the two signal i  order to 
generate the input signal of the double IQ structure. After the 
double IQ frequency translation the four baseband signals are 
digitized and the two dedicated signal processing demultiplex 
the two useful signals. 
As presented in the previous section, the double IQ 
technique allows, for ideal orthogonal mismatches conditions, 
a theoretically perfect rejection of the image band while 
reconstructing the useful signal. For the receivers using 
heterodyne process, the image rejection ratio is the ratio of the 
intermediate frequency signal level produced by the desired 
input signal to that produced by the image band signal. For a 
double IQ structure, the image rejection ratio (IRR) depends 
on the gain and phase mismatches between the two branches of 
the IQ translation structures, and especially on the mismatches 
of the first one as the frequency translation is generally the 
highest. The orthogonal mismatches are caused by design and 
layout defaults such as different line length betwen the two 
branches and non identical mixers, which generate phase and 
respectively gain mismatches [12]. Supposing that te first IQ 
stage has a gain mismatch ∆A and a phase mismatch ∆θ, the 
final IRR can be modeled by the equation below [11]. 
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Fig. 2 Multiband simultaneous reception architecture sing the double IQ 
structure 
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For a receiver implementing this kind of architecture, the 
image band rejection is accomplished through a combination 
between the front-end’s input elements: antenna, external RF 
filter, LNA (Low Noise Amplifier) on one hand, and the image 
rejection technique achieved by the double-conversion 
configuration on the other hand. The state of the art front-
end’s input elements can realize an image frequency rejection 
of up to 40 dB depending on the choice of the intermediate 
frequency. 
In order to provide sufficiently high image rejection to meet, 
for example, the WLAN 802.11g standard, an IRR of at le st     
80 dB is needed. In order to achieve this 80 dB IRR it is 
shown [11] that only 0.01 dB gain mismatch and 0.1 degrees 
of phase mismatch are allowed for each of the IQ blocks– this 
way, the remaining 40 dB of IRR are realized using the image 
rejection technique. 
This high degree of matching is not achievable using o ly 
good design and layout techniques, additional digital signal 
treatment techniques have to be employed in order to achieve 
this performance. One of these techniques has been d veloped 
in the digital domain using an LMS (Least mean square) 
algorithm [11]. The results show an image rejection ratio due 
to the front-end architecture reaching up to 70 dB.Therefore 
we can assume that the total IRR of a classical double IQ 
image rejection receiver reaches 110 dB. This level of image 
rejection allows the elimination of the external band-pass filter 
from the receiver’s design. 
In comparison to the single antenna double IQ image 
rejection architecture, for the multiband architecture assessed 
here, the addition of the parallel branches’ outputs generates 
supplementary parasitic signals that can degrade the final SNR 
(Signal to Noise Ratio) of the two useful signals. Each of the 
two antennas receives a signal made of two components – 
s1(t)+s’2(t) for the A1 antenna and s’1(t)+s2(t) for the A2 
antenna, where s1(t) and s’1(t) are the same transmitted signals 
after two different propagation channels, as well as s2(t) and 
s’2(t). The parasitic components s’2(t) and s’1(t) are filtered by 
the input stage of each dedicated branch - antenna, RF band 
filter, LNA - but even when attenuated like this, these 
components have to be taken into account while studying the 
useful signals’ SNR evolution.  
In fact, the output signal of the adder is mainly composed of 
four components: 
)('')('')()()( 22112211 tsGtsGtsGtsGtAdderout ⋅+⋅+⋅+⋅=   (12) 
where the coefficients G1 , G2 , G’1 and G’2 are the gains that 
the two input parallel branches of the receiver induce to each 
of the four components. 
In order to evaluate the SNR evolution of the useful signal 
s1BB(t) after the demultiplexing stage, the evolution of  the 
parasitic signals ’1(t), s2(t) and s’2(t) compared to that of the 
useful signal s1(t) have to be taken into account: 
• The s’2(t) signal is attenuated by the input blocks of the 
branch dedicated to the treatment of s1(t). The state of the art 
of the antennas, of the RF band filters and of the LNA can 
generate a 40 dB rejection of s’2(t) for an architecture such as 
that of Fig. 2. In addition to these 40 dB of initial rejection, 
the double IQ structure, along with the LMS digital 
processing, will achieve up to 70 dB of signal rejection from 
the image band of the useful signal. This means a rejection of 
up to 110 dB of the parasitic signal s’2(t). 
• The s2(t) signal undergoes up to 70 dB of rejection 
compared to the useful signal s1(t). This rejection is generated 
by the double IQ structure, similar to that of s’2(t) as the two 
signals occupy the same frequency band after the addition of 
the two branches. In addition to this rejection, another element 
to be taken into account, when studying the influence of s2(t) 
on the SNR of s1(t), is the dedicated power control stage. In 
fact the worst case scenario is when s1(t) is at its lowest power 
level and the parasitic signal s2(t) is at its highest. This means 
that this is the case when s2(t) has its highest effect on the 
degradation of the useful signal. In this case, the power control 
will amplify s1(t) compared to s2(t) before the addition step, 
which means that the influence of the parasitic signal on the 
useful signal is decreased. The state of the art of the power 
controls [14] can provide up to 35 dB between minimum and 
maximum amplification. Therefore, for the worst case 
scenario, it can be considered that the s2(t) signal undergoes a 
105 dB rejection compared to the useful signal s1(t). 
• The s’1(t) signal, along with s2(t), is one of the two 
components of the radiofrequency signal received by the A2 
antenna. This signal doesn’t undergo a rejection due to the 
double IQ structure as it occupies the same frequency band as 
the useful signal after the addition step. The only 
supplementary rejection that s’1(t) will undergo compared to 
the useful signal s1(t) is realized by the input elements of the 
front-end. In fact, as this signal is received by the branch 
dedicated to s2(t), the input elements will realize an attenuation 
of up to 40 dB. As s’1(t) and the useful signal s1(t) are not 
received by the same antenna, even if they are generat d by the 
same transmitter, a phase shift and a gain shift between the two 
appears during the hertzian transmission.  
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Fig. 3 802.11g and WCDMA BER evolution during multistandards 
simultaneous reception using two types of receivers: the classical front-end 
stack-up and the multistandards single front-end receiv r 
For an AWGN (Additive White Gaussian Noise) 
transmission channel, the phase shift between the two signals 
can go from 0 to 360 degrees, but the gain shift can be 
ignored. For this case, where the two signals s’1(t) and s1(t) 
have the same power level at the input of the front-end, the 40 
dB of attenuation of the parasitic signal s’1(t) achieved before 
the addition step assures a 40 dB SNR of the useful ignal s1(t) 
in the baseband domain after the digital signal processing. This 
SNR level insures a very good reception quality. 
In the case of a multipath channel, where the gain sh ft as 
well as the phase shift can not be ignored, a new solution can 
be implemented. It consists in using a digitally contr lled RF 
phase shifter that will cancel the phase shift betwe n s’1(t) and 
s1(t) before the addition step. This way s’1(t) is no more a 
parasite, but a useful component during the digital signal 
processing that reconstructs the s1(t) signal. This solution will 
be developed in a future document. 
Considering all this arguments concerning the additional 
parasitic components, it can be considered that the SNR 
evolution of the useful signal is the same as that of a signal 
treated by a classic mono-standard receiver. Therefore the 
single front-end multistandard simultaneous reception structure 
presents similar performance as a front-end stack up str cture.  
Meanwhile, a complexity comparison study reveals that e 
single front-end structure is less complex, much more compact 
and presents a higher on-chip integration level. The number of 
components is smaller because of the use of a single local 
oscillator for the first frequency translation compared to the 
two dedicated oscillators of the front-end stack-up receiver. 
Furthermore, the greatest advantage of the single front-end 
receiver is the elimination of the image rejection RF filters. In 
fact these external components, used to mitigate the impact of 
the image band signal, can not be integrated on-chip. In the 
proposed architecture, these components are replaced by a 
cheaper, on-chip and especially more flexible signal tre tment. 
In the following section, a validation of the theortical result 
will be presented. 
III.  IMPLEMENTATION AND PERFORMANCE 
The high image rejection multistandard receiver using a 
double IQ front-end architecture allows the simultaneous 
reception of two different frequency bands. In order to validate 
the theoretical study, a first implementation was made and 
simulated using the ADS software (Advanced Design System) 
provided by Agilent Technologies [13]. The selection f the 
standards used for this implementation was influenced by their 
complexity and their deployment as well as by their 
complementarities in terms of range. These parameters, along 
with a direct utility of such a structure in the sen or network 
domain, directed our choice towards the 802.11g andthe 
WCDMA-FDD standards. Regarding this choice, an important 
point that should be underlined is the implementation 
constraints imposed by the standards dynamics, but especially 
by those of the WCDMA-FDD. These dynamics constrains 
make this standards choice implementation the most delicate. 
In order to realize a good performance comparison between 
the multistandard single frond-end receiver and the front-ends 
stack-up, the blocks used during the simulation have the same 
typical metrics (gain, noise figure, 1 dB compression point, 
third order interception point) for both cases. By taking into 
account all these metrics, a global characterization of the 
multistandard single front-end receiver is made (Table 1). 
During this study, it will be considered that the mtrics of 
the blocks used by the two parallel input branches ar  similar 
and therefore the performance offered by the front-end for the 
two standards are identical in terms of noise figure, gain and 
third order intercept point. 
The first results (Fig.3) represent the evolution of the two 
standards BER (Bit Error Rate) depending on their SNR level 
at the antenna. This BER evolution was observed using both 
the multistandard single front-end and the front-end stack-up 
structures as receivers. The wireless transmission cha nel was 
chosen to be AWGN while the translation blocks are 
considered to be ideal in terms of IQ mismatch. During the 
simulation of the reception of one of the standards the antenna 
power level of the complementary standard is set to the 
maximum level so that its parasitic influence is the highest. 
 Under these conditions the two standards BER evolutions 
are almost identical for both types of receivers. In fact, using 
the multistandard single front-end receiver allows the complete 
rejection of one of the standards during the digital fin l signal 
processing as the IQ mismatches are ignored for the moment. 
TABLE I 
METRICS USED FOR THE SIMULATION OF THE MULTISTANDARD SINGLE 
FRONT-END RECEIVER 
Symbol SI UNIT VALUE  
NF dB 6 
IIP3 dBm -12 
Maximal Gain AGC dB 25 
Minimal Gain AGC dB -10 
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Fig. 4 802.11g and WCDMA BER evolution versus gain and phase 
imbalance of the IQ translation blocks. Two series are dedicated to each 
BER evolution for an AGC gain dynamics of 35 and respectively 40 dB 
The theoretical study underlines the importance of the IQ 
mismatches for the performance of a receiver using a double 
orthogonal translation. Indeed, for this type of receiver, it is 
necessary to realize a good rejection of the image frequency 
band, which is occupied by the complementary standard. In 
fact, this rejection relies on two different methods: the gain 
control realized in the RF domain and the image band rejection 
realized by the IQ structure, depending on the IQ mismatches. 
In order to estimate the impact of the orthogonal mismatches 
on the evolution of the two standards BER a second set of 
simulations are realized. The metrics of the receiver used 
during these simulations are the same as those presented in 
Table 1, except for the gain dynamics of the AGC which take 
two different values of 35 dB and 40 dB. Concerning the 
power level of the signals at the antenna, while testing the 
influence of the IQ mismatches on the BER of one of the 
standards, the power level of the complementary standard is 
maximal. Meanwhile, the power level of the concerned 
standard is at its reference level (the minimum power level that 
ensures a certain service quality). For our study case, the 
concerned standard power level leads to a 10-3 level of BER, 
when considering ideal IQ mismatch conditions. 
For each standard, two normalized BER evolution are
presented in Fig. 4, for an AGC gain dynamics of 35 and 
respectively 40 dB. Depending on the AGC dynamics the
complementary signal will be attenuated by a certain amount at 
the input of the antenna compared to the useful signal. Another 
rejection step is then realized by the IQ structure, but this one 
is dependent of the orthogonal mismatches. 
Results show that the BER performance of the receivr 
depends on one hand of the AGC gain dynamics and on the 
other hand on the orthogonal IQ mismatches. For an AGC gain 
dynamics varying from the state of the art 35 dB to 40 dB, the 
BER can triple for the same power levels and mismatch 
configuration. It can also be observed that, under significant 
orthogonal mismatches conditions, the influence of the 
complementary standard (at its maximum power level) on the 
useful one’s SNR leads to a BER six times higher. 
The graphs of Fig. 4 rely on simulations of the multistandard 
receiver architecture which does not integrate the digital signal 
processing (LMS) dedicated to the mitigation of the 
orthogonal mismatches [11]. The use of these signal 
processing techniques reduces the final influence of the 
complementary signal on the useful one’s SNR. It can be 
considered that the final orthogonal mismatches are reduced to 
an equivalent level of 0.01 dB of gain mismatch and 0.1 
degrees of phase mismatch, corresponding to a 70 dB rejection 
of the complementary signal from the image frequency band. 
For these levels of orthogonal mismatches, the influe ce of the 
complementary standard on the useful one can be ignored as it 
can be observed on the results shown in Fig. 4. Therefore the 
theoretical study concerning the rejection of the parasitic 
signals presented in section II  is validated here. 
IV. CONCLUSIONS 
In this article, a novel multistandard simultaneous reception 
architecture was presented. Expected performance of its 
implementation has been presented for a particular study case 
– simultaneous reception of two signals using the 802.11g and 
UMTS standards. Compared to the stack-up dedicated front-
ends structure, this architecture uses an innovating double IQ 
multiplexing technique in order to use a unique front-end to 
receive both standards. In addition to the complexity decrease 
offered by the use of a single front-end, the signal processed 
by the analog part of the receiver presets an excell nt spectral 
efficiency as the two standards spectrums are overlapped after 
the first IQ stage. Knowing that the power consumption of the 
analog part of the receiver is directly dependent o the 
bandwidth of the signal, the excellent complexity-power-
performance trade-off becomes obvious. Despite the use of a 
demultiplexing block in the digital domain, the power 
consumption of the receiver is lower compared to that of the 
actual state of the art. The key point of this structure is the 
rejection of the complementary standard during the 
demultiplexing stage. As a matter of fact, the rejection level 
depends of the orthogonal mismatches of the frequency 
translation blocks; a complete study of their influence has been 
presented. 
The issues that still have to be addressed turn around the 
implementation of a digital processing used to mitigate the IQ 
impairments. Another interesting idea concerns a possible 
multi-antenna multistandard simultaneous reception technique 
using the principles of the architecture assessed in this article. 
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